

Contents

List of Figures	xi
Acknowledgments	xv
Chapter 1: Introduction	1
1. DESIGN FLOW	1
2. VERIFICATION – APPROACHES AND PROBLEMS	4
2.1 Verification Approaches	5
2.2 Verification by Simulations	5
2.3 Test Vector Generation	5
2.4 Design Error Models	7
2.5 Other Simulation Methods	9
2.5.1 Coverage Verification	9
2.5.2 Other Metrics	10
2.6 Formal Verification	11
2.7 Model-based Formal Verification Methods	12
2.8 Proof-theoretical Formal Verification Methods	14
2.9 Spectral Methods in Verification	14
3. BOOK OBJECTIVES	15
Chapter 2: Boolean Function Representations	19
1. BACKGROUND - FUNCTION REPRESENTATIONS	19
1.1 Truth Tables	20
1.2 Boolean Equations - Sum of Products	21
1.3 Satisfiability of Boolean Functions	23
1.3.1 Algorithms for Solving Satisfiability	24
1.4 Shannon Expansion	28
1.5 Polynomial Representation	28
2. DECISION DIAGRAMS	30

2.1	Reduced Ordered Binary Decision Diagrams	31
2.2	Word-Level Decision Diagrams	33
2.2.1	Binary Moment Diagrams	33
2.2.2	Limitations of WLDDs	35
3.	SPECTRAL REPRESENTATIONS	38
3.1	Walsh-Hadamard Transform	39
3.2	Walsh Transform Variations	40
3.3	Walsh-Hadamard Transform as Fourier Transform	41
4.	ARITHMETIC TRANSFORM	44
4.1	Calculation of Arithmetic Transform	47
4.1.1	Fast Arithmetic Transform	47
4.1.2	Boolean Lattice and AT Calculation	48
4.2	AT and Word-Level Decision Diagrams	49
Chapter 3:	Don't Cares and Their Calculation	51
1.	INCOMPLETELY SPECIFIED BOOLEAN FUNCTIONS	51
1.1	Don't Cares in Logic Synthesis	51
1.2	Don't Cares in Testing for Manufacturing Faults	52
1.3	Don't Cares in Circuit Verification	54
2.	USING DON'T CARES FOR REDUNDANCY IDENTIFICATION	55
2.1	Basic Definitions	56
2.2	Calculation of All Don't Care Conditions	57
2.2.1	Computation of Controllability Don't Cares	57
2.2.2	Algorithms for Determining CDCs	59
2.3	Algorithms for Computing ODCs	65
2.4	Approximations to Observability Don't Cares - CODCs	67
Chapter 4:	Testing	71
1.	INTRODUCTION	71
2.	FAULT LIST REDUCTION	73
3.	OVERVIEW OF SIMULATORS	73
3.1	True-Value Simulator Types	74
3.2	Logic Simulators	75
4.	FAULT SIMULATORS	79
4.1	Random Simulations	81
4.1.1	Linear Feedback Shift Registers	82
4.1.2	Other Pseudo-Random Test Pattern Generators	88
4.1.3	Final remarks	93
5.	DETERMINISTIC VECTOR GENERATION – ATPG	94
5.1	Deterministic Phase	94
5.2	Search for Vectors	98
5.3	Fault Diagnosis	100
6.	CONCLUSIONS	101

Chapter 5: Design Error Models	103
1. INTRODUCTION	103
2. DESIGN ERRORS	105
3. EXPLICIT DESIGN ERROR MODELS	107
3.1 Detecting Explicit Errors	110
3.1.1 Application of Stuck-at-value Vector Set	110
3.1.2 Detection of Gate Replacements	110
3.1.3 Universal Test Set Approach	111
4. IMPLICIT ERROR MODEL PRECURSORS	112
4.1 Rationale for Implicit Models	113
4.2 Related Work – Error Models	114
4.2.1 Port Fault Models	114
5. ADDITIVE IMPLICIT ERROR MODEL	115
5.1 Arithmetic Transform of Basic Design Errors	117
6. DESIGN ERROR DETECTION AND CORRECTION	123
6.1 Path Trace Procedure	125
6.2 Back-propagation	126
6.3 Boolean Difference Approximation by Simulations	127
7. CONCLUSIONS	128
Chapter 6: Design Verification by AT	129
1. INTRODUCTION	129
2. DETECTING SMALL AT ERRORS	132
2.1 Universal Test Set	132
2.2 AT-based Universal Diagnosis Set	133
3. BOUNDING ERROR BY WALSH TRANSFORM	135
3.1 Spectrum Comparison	137
3.2 Spectrum Distribution and Partial Spectra Comparison	138
3.3 Absolute Value Comparison	140
4. EXPERIMENTAL RESULTS	142
4.1.1 Improvements - Neighborhood Subspace Points	145
5. CONCLUSIONS	146
Chapter 7: Identifying redundant gate and wire replacements	147
1. INTRODUCTION	147
2. GATE REPLACEMENT FAULTS	149
2.1 Redundant Replacement Faults	150
2.1.1 Overview of the Proposed Approach	151
3. REDUNDANCY DETECTION BY DON'T CARES	151
3.1 Using Local Don't Cares	152
3.2 Using Testing - Single Minterm Approximation	154
3.3 Redundant Single Cube Replacements	159
3.3.1 Use of SAT in Redundancy Identification	160

3.3.2	Passing Proximity Information to SAT	161
4.	EXACT REDUNDANT FAULT IDENTIFICATION	163
4.1.1	Preprocessing	164
5.	IDENTIFYING REDUNDANT WIRE REPLACEMENTS	164
5.1	Wire Replacement Faults and Rewiring	166
5.2	Detection by Don't Cares	167
5.3	Don't Care Approximations	169
5.4	SAT for Redundant Wire Identification	170
5.4.1	Approximate Redundancy Identification	171
6.	EXACT WIRE REDUNDANCY IDENTIFICATION	172
7.	I/O PORT REPLACEMENT DETECTION	175
7.1	Detection of I/O Port Wire Switching Errors	175
8.	EXPERIMENTAL RESULTS	177
8.1	Gate Replacement Experiments	177
8.1.1	Minimum Distance Replacements	177
8.2	Wire Replacement Experiments	182
8.2.1	True Fan-in Acyclic Replacements	184
8.3	SAT vs. ATPG	185
9.	CONCLUSIONS	185
Chapter 8:	Conclusions and future work	187
1.	CONCLUSIONS	187
2.	FUTURE WORK	189
Appendices		191
References		197
Index		211